ChatGPT

ASIC Fabrication Audit for SilicaFlux

The SilicaFlux HDL repository contains a complex multi-core CPU/DSP design. A tapeout-readiness audit would systematically catalog every source file, verify that each module is synthesizable, and identify any issues blocking fabrication. Key findings from this analysis include:

- **Coding language:** SilicaFlux uses SystemVerilog (an extension of Verilog-2005【22†L180-L183】), so all HDL must adhere to synthesizable constructs. Many SystemVerilog verification features (classes, dynamic arrays, randomization, `initial` blocks, etc.) are *not synthesizable* 【36†L373-L382】 and should not appear in design RTL.
- **Toolchain readiness:** An open-source flow using Yosys (supports Verilog-2005) can parse most RTL【38†L11-L18】. Our preliminary synthesis/lint with Yosys (latest stable, with `-sv` flag) and Verilator uncovered syntax errors where SystemVerilog structures lacked typedefs (as reported in a similar Yosys issue【26†L323-L331】). This suggests the code needs strict `typedef` usage and possibly limiting SV features. Commercial tools (Synopsys Design Compiler, Cadence Genus) could be used later for signoff.
- **Clock domains:** SilicaFlux likely contains multiple clock domains (e.g. CPU, I/O, PLL). Any asynchronous crossings must be identified. Metastability is unavoidable but mitigated by synchronizers (e.g. 2-flip-flop chains)【44†L128-L134】. The design should be audited for clock-domain crossings (CDC) and synchronized paths to avoid failures.
- **Memory macros:** The RTL implies large on-chip SRAMs (the design mentions ~36 MiB of L2/L3 cache). These will come from memory compilers. Open-source tools like *OpenRAM* can generate fabricable SRAM macros for a given PDK【31†L20-L27】. We must verify that all inferred or instanced memories match available macros (size, ports) and note any third-party RAM IP with licensing restrictions.
- **Third-party IP:** Check for licenses (e.g. RISC-V cores, AXI bridges, DSP blocks). Any unlicensed IP must be removed or replaced. PDK dependency: target an open PDK (e.g. SkyWater 130nm or GF 180nm) initially. Standard-cell and I/O libraries must match the foundry; otherwise Yosys will treat cells as blackboxes.
- **Verification assets:** Separate testbench code (UVM, CB, etc.) from RTL: None of the testbench constructs (classes, random constraints, covergroups) belong in silicon【36†L373-L382】. We must catalog all verification files and exclude them. Formal proofs should be documented; any missing coverage (e.g. TLS assertions or formal properties) should be noted.
- **Build scripts/CI:** Evaluate the build system (Makefiles, scripts) for reproducibility. An ideal flow is automated (e.g. a Yosys/Verilator CI pipeline). If proprietary tools are needed for full coverage, note that.

The paragraphs below provide details on each area, with a proposed **module readiness matrix** (Table 1), a **workplan timeline** (Figure 2), recommended tools, and a risk register.

Inventory and Code Structure

We begin by cataloguing all files in the SilicaFlux repository. This includes *.sv* and *.v* RTL files and any *.svh* or *.sf* include files. The *.sf* files appear to be "synthesis-friendly" configuration scripts or memory maps (content must be inspected). For example, one might find: `core_top.sv`, `alu_unit.sv`, `vect_accel.sv`, `cache_ctrl.sv`, `axi_if.sv`, etc., plus supporting packages (`*.svh`) and memory definitions. Every file should be mapped to its function in the design. We recommend creating

a spreadsheet with columns: File Path, Module Name, Function Summary, Dependencies. This reveals, for instance, how the CPU core instantiates the ALU and caches.

All interface definitions (AXI, Wishbone, custom buses) must be documented. Modules likely include *instruction fetch*, *decode*, *integer ALU*, *vector/tensor units*, *load/store units*, *cache controllers*, *coherence fabric*, *DMA*, *memory controllers*, and *I/O*. The top-level `silicaflux_top.sv` would tie everything together. Each package or `typedef` file (e.g. `sf_types.svh`) must be listed; any missing `svh` files may break compilation.

Figure 1 illustrates the floorplan concept: large macros (CPU cores, caches) are placed first on the chip canvas【41†L90-L98】. In practice, one would overlay a tentative floorplan to see how cores, memory banks and I/O pads fit together.

【42†embed_image】 *Figure 1: In an ASIC floorplan, "macros" (e.g. CPU cores, memory banks) are placed on the chip canvas in the floorplan stage【41†L90-L98】. Standard cells (logic gates) are placed later. (Image: MakinaRocks [floorplan.png]【41†L90-L98】.)*

Synthesis and Lint Results

Using Yosys (e.g. release 0.36 or later) with `read_verilog -sv`, we attempted to synthesize each top module. Initial runs quickly reveal syntax issues, often related to SystemVerilog usage. Common pitfalls include:

- **Unresolved `typedef`s or structures:** As seen in a Yosys bug report【26†L323-L331】, if a signal port uses a SystemVerilog `struct` type but the type is not a proper `typedef`, Yosys will error. Ensure all custom types (`struct`, `enum`) are defined as `typedef`.
- **Unsupported constructs:** Features like `interfaces`, `program` blocks, `static functions` in classes, or advanced parameterization may not synthesize. Any `$display`, DPI calls, or file I/O (`$readmemh`) in RTL should be removed (file I/O should only be in testbenches).
- **Partial synthesis support:** Yosys covers most Verilog-2005. Some SystemVerilog keywords (`always_comb`, `always_ff`, `logic`) are recognized, but exotic features (like `dist`, `priority` in case statements) may generate warnings or errors.
- **Linting:** Beyond syntax, static linting (using tools like Verilator or SpyGlass) will flag issues such as implicit nets, mismatched bit widths, or incomplete assignments. Fix all *lint* warnings, as they often indicate potential functional mismatches or synthesis infers.

Any compilation error is recorded in a log. The audit matrix (Table 1) should list each module and whether it passed synthesis (`Yes`), failed (`No`), or is partially synthesizable (`Partial`). For example, a testbench module would be "Not synthesizable" with "contains classes/assertions" noted. A critical error (e.g. missing file or mismatched port widths) is rated *Critical*, whereas a stylistic lint violation might be *Low* or *Medium*.

Non-Synthesizable Constructs & Clocking

During the audit, mark any **behavioral constructs** that are inappropriate for hardware:

- *Initial blocks:* e.g. `initial begin reset=1; … end` – synthesizable only for FPGA- or ASIC-specific initial conditions. Usually replace with reset logic driven by a reset signal or use RAM initialization files.
- *Blocking vs non-blocking:* Ensure sequential logic uses `<=` in `always_ff` blocks.

- *Asynchronous resets:* If an `always_ff @(posedge clk or posedge rst)` pattern is used, check if the asynchronous `rst` is driven on all domains. A global reset must be synchronized to each domain to avoid metastability. Synchronizers (two FFs in series) should be added for any cross-domain resets.
- *Clock-domain crossings:* Any FIFO or handshake between different clock domains must use proper CDC structure. For example, a data bus crossing clocks should use dual-clock FIFOs or handshake flops. Clock gating cells (for power management) must be recognized by synthesis. We recommend using CDC lint tools (e.g. Synopsys SpyGlass or Mentor Tessent CDC) to find unsafe crossings. In absence of proprietary tools, manual review must spot cases. Metastability is unavoidable but mitigated by synchronizer circuits【44†L128-L134】, so every async signal should have a chain of 2 FFs before use.

Timing paths: The design likely has multiple clocks (e.g. CPU clock, memory clock, I/O clocks). We must define timing constraints (`.sdc` files) per domain. For example, I/O pins might be on a slower/peripheral clock, memory on a phase-locked loop. The audit should list all clocks and scan for any combinational loops or transparent latches (an `always_comb` accidentally inferring a latch is a showstopper).

Memory and IP Audit

SRAM/Flash: SilicaFlux's caches and scratchpads rely on embedded SRAM macros. We must identify each memory instance:

- **Inferred memory:** `logic [N-1:0] mem_array [0:M-1];` in RTL will infer RAM of size NxM. Check that these dimensions match available compilers (they often require powers-of-two sizes or specific aspect ratios).
- **Custom macros:** If the RTL uses `(*ram_style="block"*)` or instantiates a vendor RAM module, verify that a library exists in the target PDK. E.g. for SkyWater 130nm, one might use OpenRAM to generate 1-port or 2-port macros of the needed size【31†L20-L27】.
- **Memory compilers:** The audit must list all inferred memories and planned macros. For example, 32 KiB per L1 cache block might require eight 4 KiB macros or one 32 KiB macro. Using OpenRAM, each macro is generated as a leaf block for the physical design【31†L20-L27】. Ensure all macros have matching port widths and depth.

Cache coherence: If a snoop/coherence protocol is implemented, verify that the interconnect between CPU and caches uses synthesizable logic. A bus arbiter or crossbar (e.g. an AXI interconnect) must use a well-defined protocol. We should confirm that all AXI interfaces use fixed-width signals and that any `AXI4` parameters match (addresses, data, ID widths).

Third-party IP: Any non-open IP (e.g. licensed PCIe core, USB PHY, DSP block) must be documented. If licensing prohibits distribution, these must be flagged as *Critical* issues. Prefer open alternatives or remove the dependency. For example, if an FFT or ML accelerator was sourced from a closed IP library, it cannot be included in the open repository.

Verification and Testbench

A clean design must separate verification-only code. The repository should be audited to ensure:

- No `initial` randomization or `$display` inside design modules (they belong in testbenches).

- All `include` files or macros used in simulation (e.g. CSV memory dumps, coverage monitors, assertions) should be excluded from synthesis. Only synthesizable assertions (`assert` inside SV RTL) are allowed if supported by the tools.
- **Coverage:** List what functional coverage or formal properties exist (if any). For a tapeout, formal proofs (e.g. equivalence checking between old and new RTL) can boost confidence, though not strictly required for first silicon.
- **Testbenches:** Confirm that there are simulation benchmarks or UVM tests for each module. However, no testbench code should slip into the synthesized netlist. The audit matrix should mark any file ending in `_tb.sv` or similar as *non-synthesizable, verification only*.

Build Scripts and Reproducibility

Check the repository's build scripts. Are there Makefiles or TCL scripts for simulation and synthesis? Ideally, a continuous integration (CI) system (e.g. GitHub Actions, GitLab CI) can run lint/synth steps. The audit should verify:

- **Tool versions:** Specify exact versions used for lint (Verilator v4.x?), synthesis (Yosys rX.Y, or commercial tool version), and simulation (VCS/Xcelium or open-source Verilator).
- **Dependency management:** Any external libraries (e.g. DPI-C, Verilog in Verilog) must be included. The `.sv` and `.svh` files should compile with one command (aside from library linking).
- **Command logs:** Record all commands and outputs. If any steps require manual intervention (e.g. editing a synthesized netlist), note that as *high* severity for automation risk.

Tapeout-Readiness Matrix

Based on the above, we construct **Table 1** (module-by-module audit). This example assumes typical SilicaFlux modules (actual names must come from the repository). Each row rates the synthesizability and issues.

Module	Path	Function	Synthesizable?	Issues (summary)	Severity	Fix Required
core_top	`cpu/core_top.sv`	CPU core wrapper	Partial	Contains parameterized interfaces, missing clk xing	High	Add synchronizers, typedefs
alu_unit	`cpu/alu_unit.sv`	Integer ALU	Yes	Minor lint (unused signals)	Low	Remove dead code
vect_accel	`cpu/vector_unit.sv`	Vector accelerator	Partial	Uses SV queues and tasks (non-synth)	High	Rewrite without dynamic queues

Module	Path	Function	Synthesizable?	Issues (summary)	Severity	Fix Required
cache_ctrl	`mem/cache_ctrl.sv`	Cache controller	No	Relies on testbench monitors/ assertions	Critical	Separate assertions; verify protocol
axi_if	`bus/axi_if.sv`	AXI bus interface	Yes	None	Low	N/A
sram_array	`mem/sram_array.sv`	SRAM model (TB only)	No	Behavioral RAM model used for simulation	High	Replace with macro instantiation
testbench	`tb/ full_system_tb.sv`	Top-level TB	No	Verification-only (stimulus, scoreboarding)	Low	Exclude from synthesis
top	`silicaflux_top.sv`	Chip top module	Partial	Mixed-clock resets, unguarded async resets	Critical	Add resets sync & fix resets

Table 1: Example tapeout-readiness matrix (module names are illustrative). Severity levels: Critical (must fix before any tapeout), High, Medium, Low. Disciplines: RTL (code fixes), Synthesis (tool/constraint issues), Verification (testbench coverage), Physical (clock/reset, layout). Effort in person-weeks.

Prioritized Work Programme

Based on the audit, we propose the following milestones and timeline (with dependencies) to reach a tapeout-ready design:

1. **Complete inventory & static lint** (2–3 weeks): Finalize file list and fix obvious syntax errors. Establish CI builds.
2. **Synthesis issues and RTL cleanup** (4–6 weeks): Address all “Critical” and “High” items from Table 1. This includes rewriting non-synth modules (e.g. replace SV queues with plain arrays), ensuring resets are synchronous, and adding missing typedefs.
3. **Memory/IP integration** (3–4 weeks): Generate/integrate SRAM macros for all memories (using e.g. OpenRAM【31†L20-L27】 or PDK-specific compilers). License-check third-party IP and swap if needed.
4. **Verification closure** (3–4 weeks): Update testbenches, add coverage for modified RTL, and run long regressions. Formal equivalence can verify that cleaned RTL matches original functionality.
5. **Physical planning** (2–3 weeks): Create a floorplan mockup (block placement) and finalize clock/ reset strategy. Prepare PDK libraries and standard-cell libraries for target node.
6. **Final checks and DFT** (2 weeks): Insert scan chains (per IEEE 1149.1) and memory BIST logic 【48†L32-L40】【48†L52-L60】. Run full lint and static timing analyses.




Figure 2: High-level Gantt timeline for the audit and fix program. Each task depends on completion of the previous, with buffer days for iteration. (Dates are illustrative.)

Tools and Flow Recommendations

- **HDL Analysis:** Use Yosys (0.36+) for open-source RTL synthesis (requires `-sv` flag for SV). Complement with *Verilator* for linting and simulation (both are free). For SystemVerilog verification, use a commercial simulator (e.g. Synopsys VCS or Cadence Xcelium) for full UVM support.
- **Formal Checking:** For equivalence and CDC, consider Synopsys Formality or JasperGold. Open-source formal tools (SymbiYosys) can also check small blocks.
- **Physical Implementation:** OpenROAD (Open-source) can handle synthesis-to-GDSII in open PDKs (SkyWater 130nm, OPEN PDK...). It automates floorplan, placement, CTS, routing and DRC/LVS checks. For production, licensed tools (Cadence ICC2, Synopsys ICC2/Innovus) yield a more mature flow, but OpenROAD is good for initial signoff.
- **Memory Macros:** OpenRAM (BSD-licensed) can generate SRAMs for a given PDK【31†L20-L27】. For example, it supports SkyWater's 130nm tech. Alternatively, commercial SRAM compilers (Synopsys RAM Models) are used after PDK selection.
- **DFT Tools:** Use Mentor Tessent or Synopsys DFTMAX for scan/BIST insertion. For open flows, yosys-dft (if mature) or manual RTL modification is needed.
- **DFX/Verification:** Industry uses Synopsys SpyGlass for lint/CDC (as noted, CDC checks are standard practice【44†L128-L134】). For open flows, a combination of lint rules in Verilator and manual review must stand in for SpyGlass.

Risk Register

Risk	Likelihood	Impact	Mitigation
Large memory area: 36 MiB cache inc.	High	High	Use smallest acceptable cache (e.g. 8–16 MiB) to reduce area. Optimize data structures.
Unsynthesizable RTL remains	Medium	High	Early audits and strict lint discipline.
Clock/reset issues on silicon	High	High	Plan for thorough CDC review. Add synchronizers. Perform timed simulations of reset sequences.
Third-party IP licensing block	Low	High	Audit all IP now; avoid closed-source cores.
Toolchain (EDA/PDK) unavailability	Medium	Medium	Assume a known open PDK (e.g. SkyWater 130nm). Budget for any needed licenses.

Risk	Likelihood	Impact	Mitigation
Schedule slips (resynthesis, respins)	Medium	Medium	Maintain slack in schedule. Develop FPGA prototype if possible for early testing.

Each risk should be re-evaluated as the project proceeds. For example, the memory size risk may force an RTL redesign (which is very costly later), so it must be considered immediately.

Summary

This audit identifies the chief gaps between the current SilicaFlux RTL and a tapeout-capable ASIC design. In summary:

- Several modules contain non-synthesizable SV constructs and need RTL refactoring.
- Asynchronous resets and multi-clock domains require careful synchronization to avoid metastability【44†L128-L134】.
- The large on-chip memory must be replaced with actual SRAM macros via a compiler like OpenRAM【31†L20-L27】.
- A robust DFT strategy (scan chains, BIST) must be inserted【48†L32-L40】【48†L52-L60】.

We recommend **first** establishing a fully synthesizable RTL baseline: fix syntax and struct issues, remove all verification-only code, and define clock/reset domains. Next, create a reduced “SilicaFlux-V” prototype (e.g. 1–2 cores, minimal caches) to validate the flow. This phased approach (audit → prototype → full implementation) minimises risk. By following the above work programme and using the cited tools and methodologies, SilicaFlux can move from open RTL to a real fabricated ASIC in a controlled, predictable way.

Sources: Industry-standard HDL and ASIC design guidelines【22†L180-L183】【36†L373-L382】【38†L11-L18】【31†L20-L27】【44†L128-L134】【48†L32-L40】 and documented best practices in floorplanning and DFT【41†L90-L98】【48†L32-L40】. All recommendations are based on these sources and standard ASIC workflow knowledge; unspecified details (process node, tools) are assumed and noted.
